59 lines
1.8 KiB
Diff
59 lines
1.8 KiB
Diff
From 37f335dbfd028c008d0a7940ca5a270d1e2f6b81 Mon Sep 17 00:00:00 2001
|
|
From: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
Date: Tue, 18 Mar 2025 14:35:46 +0200
|
|
Subject: [PATCH] phy: rockchip: samsung-hdptx: Rename ambiguous
|
|
rk_hdptx_phy->rate
|
|
|
|
The main purpose of the ->rate member of struct rk_hdptx_phy is to
|
|
implement rk_hdptx_phy_clk_recalc_rate() by providing the actual rate
|
|
programmed in hardware. Hence the current naming is too generic and
|
|
rather ambiguous.
|
|
|
|
Improve clarity by renaming ->rate to ->hw_rate.
|
|
|
|
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
|
Link: https://lore.kernel.org/r/20250318-phy-sam-hdptx-bpc-v6-12-8cb1678e7663@collabora.com
|
|
Signed-off-by: Vinod Koul <vkoul@kernel.org>
|
|
---
|
|
drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c | 8 ++++----
|
|
1 file changed, 4 insertions(+), 4 deletions(-)
|
|
|
|
--- a/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
|
|
+++ b/drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
|
|
@@ -401,7 +401,7 @@ struct rk_hdptx_phy {
|
|
|
|
/* clk provider */
|
|
struct clk_hw hw;
|
|
- unsigned long rate;
|
|
+ unsigned long hw_rate;
|
|
bool restrict_rate_change;
|
|
|
|
atomic_t usage_count;
|
|
@@ -1033,7 +1033,7 @@ static int rk_hdptx_ropll_tmds_cmn_confi
|
|
|
|
ret = rk_hdptx_post_enable_pll(hdptx);
|
|
if (!ret)
|
|
- hdptx->rate = rate;
|
|
+ hdptx->hw_rate = rate;
|
|
|
|
return ret;
|
|
}
|
|
@@ -1833,7 +1833,7 @@ static int rk_hdptx_phy_clk_prepare(stru
|
|
{
|
|
struct rk_hdptx_phy *hdptx = to_rk_hdptx_phy(hw);
|
|
|
|
- return rk_hdptx_phy_consumer_get(hdptx, hdptx->rate);
|
|
+ return rk_hdptx_phy_consumer_get(hdptx, hdptx->hw_rate);
|
|
}
|
|
|
|
static void rk_hdptx_phy_clk_unprepare(struct clk_hw *hw)
|
|
@@ -1848,7 +1848,7 @@ static unsigned long rk_hdptx_phy_clk_re
|
|
{
|
|
struct rk_hdptx_phy *hdptx = to_rk_hdptx_phy(hw);
|
|
|
|
- return hdptx->rate;
|
|
+ return hdptx->hw_rate;
|
|
}
|
|
|
|
static long rk_hdptx_phy_clk_round_rate(struct clk_hw *hw, unsigned long rate,
|