Markus StockhausenandRobert Marko
316f41e310
The Realtek target currently uses two phy macros to simplify the device dts. - EXTERNAL_PHY() to denote a phy attached to the SoC - INTERNAL_PHY() to denote an internal PHY (inside the SoC) There is no benefit doing this. The topology around a port/phy is well defined by the port macros. They link port, phy, pcs and even leds. The only consumer of the attribute "phy-is-integrated" is inside the dsa driver and that is being refactored. As a first step define a new more meaningful PHY_C22() macro that describes a c22 capable phy. This does not need to care about the external/internal relation. To make it even more useful for the RTL93xx targets with multiple mdio busses give it two parameters PHY_C22(port_number, bus_address) where - port_number is the absolute overall unique phy number - bus_address is the location of the phy on the bus For RTL83xx these two parameters will usually be the same. Instead of three steps (inventing the macro, converting the consumers and removeing the old macor) do a one-step conversion for the existing EXTERNAL_PHY() macro. Signed-off-by: Markus Stockhausen <markus.stockhausen@gmx.de> Link: https://github.com/openwrt/openwrt/pull/22698 Signed-off-by: Robert Marko <robimarko@gmail.com>
258 lines
5.1 KiB
Devicetree
258 lines
5.1 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "rtl839x.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
compatible = "netgear,gs750e", "realtek,rtl8393-soc";
|
|
model = "Netgear GS750E";
|
|
|
|
aliases {
|
|
label-mac-device = ðernet0;
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x8000000>;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
gpio-restart {
|
|
compatible = "gpio-restart";
|
|
gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
virtual_flash {
|
|
compatible = "mtd-concat";
|
|
|
|
devices = <&fwconcat0>, <&fwconcat1>, <&fwconcat2>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "firmware";
|
|
reg = <0x0 0x760000>;
|
|
compatible = "openwrt,uimage", "denx,uimage";
|
|
openwrt,ih-magic = <0x174e4741>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0x80000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@80000 {
|
|
label = "u-boot-env";
|
|
reg = <0x80000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@90000 {
|
|
label = "u-boot-env2";
|
|
reg = <0x90000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
fwconcat1: partition@a0000 {
|
|
label = "jffs2_cfg";
|
|
reg = <0xa0000 0x80000>;
|
|
};
|
|
|
|
fwconcat2: partition@120000 {
|
|
label = "jffs2_log";
|
|
reg = <0x120000 0x80000>;
|
|
};
|
|
|
|
fwconcat0: partition@1a0000 {
|
|
label = "runtime";
|
|
reg = <0x1a0000 0x660000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio_bus0 {
|
|
// Switch doesn't come back properly after a reset so don't.
|
|
// reset-gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;
|
|
|
|
/* External phy RTL8218B #1 */
|
|
PHY_C22(0, 0)
|
|
PHY_C22(1, 1)
|
|
PHY_C22(2, 2)
|
|
PHY_C22(3, 3)
|
|
PHY_C22(4, 4)
|
|
PHY_C22(5, 5)
|
|
PHY_C22(6, 6)
|
|
PHY_C22(7, 7)
|
|
|
|
/* External phy RTL8218B #2 */
|
|
PHY_C22(8, 8)
|
|
PHY_C22(9, 9)
|
|
PHY_C22(10, 10)
|
|
PHY_C22(11, 11)
|
|
PHY_C22(12, 12)
|
|
PHY_C22(13, 13)
|
|
PHY_C22(14, 14)
|
|
PHY_C22(15, 15)
|
|
|
|
/* External phy RTL8218B #3 */
|
|
PHY_C22(16, 16)
|
|
PHY_C22(17, 17)
|
|
PHY_C22(18, 18)
|
|
PHY_C22(19, 19)
|
|
PHY_C22(20, 20)
|
|
PHY_C22(21, 21)
|
|
PHY_C22(22, 22)
|
|
PHY_C22(23, 23)
|
|
|
|
/* External phy RTL8218B #4 */
|
|
PHY_C22(24, 24)
|
|
PHY_C22(25, 25)
|
|
PHY_C22(26, 26)
|
|
PHY_C22(27, 27)
|
|
PHY_C22(28, 28)
|
|
PHY_C22(29, 29)
|
|
PHY_C22(30, 30)
|
|
PHY_C22(31, 31)
|
|
|
|
/* External phy RTL8218B #5 */
|
|
PHY_C22(32, 32)
|
|
PHY_C22(33, 33)
|
|
PHY_C22(34, 34)
|
|
PHY_C22(35, 35)
|
|
PHY_C22(36, 36)
|
|
PHY_C22(37, 37)
|
|
PHY_C22(38, 38)
|
|
PHY_C22(39, 39)
|
|
|
|
/* External phy RTL8218B #6 */
|
|
PHY_C22(40, 40)
|
|
PHY_C22(41, 41)
|
|
PHY_C22(42, 42)
|
|
PHY_C22(43, 43)
|
|
PHY_C22(44, 44)
|
|
PHY_C22(45, 45)
|
|
PHY_C22(46, 46)
|
|
PHY_C22(47, 47)
|
|
};
|
|
|
|
&switch0 {
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
SWITCH_PORT_SDS(0, 1, 0, qsgmii)
|
|
SWITCH_PORT_SDS(1, 2, 0, qsgmii)
|
|
SWITCH_PORT_SDS(2, 3, 0, qsgmii)
|
|
SWITCH_PORT_SDS(3, 4, 0, qsgmii)
|
|
SWITCH_PORT_SDS(4, 5, 1, qsgmii)
|
|
SWITCH_PORT_SDS(5, 6, 1, qsgmii)
|
|
SWITCH_PORT_SDS(6, 7, 1, qsgmii)
|
|
SWITCH_PORT_SDS(7, 8, 1, qsgmii)
|
|
|
|
SWITCH_PORT_SDS(8, 9, 2, qsgmii)
|
|
SWITCH_PORT_SDS(9, 10, 2, qsgmii)
|
|
SWITCH_PORT_SDS(10, 11, 2, qsgmii)
|
|
SWITCH_PORT_SDS(11, 12, 2, qsgmii)
|
|
SWITCH_PORT_SDS(12, 13, 3, qsgmii)
|
|
SWITCH_PORT_SDS(13, 14, 3, qsgmii)
|
|
SWITCH_PORT_SDS(14, 15, 3, qsgmii)
|
|
SWITCH_PORT_SDS(15, 16, 3, qsgmii)
|
|
|
|
SWITCH_PORT_SDS(16, 17, 4, qsgmii)
|
|
SWITCH_PORT_SDS(17, 18, 4, qsgmii)
|
|
SWITCH_PORT_SDS(18, 19, 4, qsgmii)
|
|
SWITCH_PORT_SDS(19, 20, 4, qsgmii)
|
|
SWITCH_PORT_SDS(20, 21, 5, qsgmii)
|
|
SWITCH_PORT_SDS(21, 22, 5, qsgmii)
|
|
SWITCH_PORT_SDS(22, 23, 5, qsgmii)
|
|
SWITCH_PORT_SDS(23, 24, 5, qsgmii)
|
|
|
|
SWITCH_PORT_SDS(24, 25, 6, qsgmii)
|
|
SWITCH_PORT_SDS(25, 26, 6, qsgmii)
|
|
SWITCH_PORT_SDS(26, 27, 6, qsgmii)
|
|
SWITCH_PORT_SDS(27, 28, 6, qsgmii)
|
|
SWITCH_PORT_SDS(28, 29, 7, qsgmii)
|
|
SWITCH_PORT_SDS(29, 30, 7, qsgmii)
|
|
SWITCH_PORT_SDS(30, 31, 7, qsgmii)
|
|
SWITCH_PORT_SDS(31, 32, 7, qsgmii)
|
|
|
|
SWITCH_PORT_SDS(32, 33, 8, qsgmii)
|
|
SWITCH_PORT_SDS(33, 34, 8, qsgmii)
|
|
SWITCH_PORT_SDS(34, 35, 8, qsgmii)
|
|
SWITCH_PORT_SDS(35, 36, 8, qsgmii)
|
|
SWITCH_PORT_SDS(36, 37, 9, qsgmii)
|
|
SWITCH_PORT_SDS(37, 38, 9, qsgmii)
|
|
SWITCH_PORT_SDS(38, 39, 9, qsgmii)
|
|
SWITCH_PORT_SDS(39, 40, 9, qsgmii)
|
|
|
|
SWITCH_PORT_SDS(40, 41, 10, qsgmii)
|
|
SWITCH_PORT_SDS(41, 42, 10, qsgmii)
|
|
SWITCH_PORT_SDS(42, 43, 10, qsgmii)
|
|
SWITCH_PORT_SDS(43, 44, 10, qsgmii)
|
|
SWITCH_PORT_SDS(44, 45, 11, qsgmii)
|
|
SWITCH_PORT_SDS(45, 46, 11, qsgmii)
|
|
SWITCH_PORT_SDS(46, 47, 11, qsgmii)
|
|
SWITCH_PORT_SDS(47, 48, 11, qsgmii)
|
|
|
|
port@48 {
|
|
reg = <48>;
|
|
label = "lan49";
|
|
pcs-handle = <&serdes12>;
|
|
phy-mode = "1000base-x";
|
|
managed = "in-band-status";
|
|
/* i2c and gpio not yet identified */
|
|
};
|
|
port@49 {
|
|
reg = <49>;
|
|
label = "lan50";
|
|
pcs-handle = <&serdes13>;
|
|
phy-mode = "1000base-x";
|
|
managed = "in-band-status";
|
|
/* i2c and gpio not yet identified */
|
|
};
|
|
|
|
/* CPU-Port */
|
|
port@52 {
|
|
ethernet = <ðernet0>;
|
|
reg = <52>;
|
|
phy-mode = "internal";
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|