86 lines
2.5 KiB
Diff
86 lines
2.5 KiB
Diff
From 1bce3444df79910512587a1f18022c396e9430b5 Mon Sep 17 00:00:00 2001
|
|
From: Heiko Stuebner <heiko@sntech.de>
|
|
Date: Fri, 20 Jun 2025 22:17:15 +0200
|
|
Subject: [PATCH] arm64: dts: rockchip: convert rk3528 power-domains to
|
|
dt-binding constants
|
|
|
|
Now that the binding head has been merged, convert the power-domain ids
|
|
back to these constants for easier handling.
|
|
|
|
Reviewed-by: Jonas Karlman <jonas@kwiboo.se>
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
Link: https://lore.kernel.org/r/20250620201715.1572609-1-heiko@sntech.de
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3528.dtsi | 23 ++++++++++++-----------
|
|
1 file changed, 12 insertions(+), 11 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3528.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3528.dtsi
|
|
@@ -9,6 +9,7 @@
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/pinctrl/rockchip.h>
|
|
#include <dt-bindings/clock/rockchip,rk3528-cru.h>
|
|
+#include <dt-bindings/power/rockchip,rk3528-power.h>
|
|
#include <dt-bindings/reset/rockchip,rk3528-cru.h>
|
|
|
|
/ {
|
|
@@ -496,8 +497,8 @@
|
|
#size-cells = <0>;
|
|
|
|
/* These power domains are grouped by VD_GPU */
|
|
- power-domain@4 {
|
|
- reg = <4>;
|
|
+ power-domain@RK3528_PD_GPU {
|
|
+ reg = <RK3528_PD_GPU>;
|
|
clocks = <&cru ACLK_GPU_MALI>,
|
|
<&cru PCLK_GPU_ROOT>;
|
|
pm_qos = <&qos_gpu_m0>,
|
|
@@ -506,20 +507,20 @@
|
|
};
|
|
|
|
/* These power domains are grouped by VD_LOGIC */
|
|
- power-domain@5 {
|
|
- reg = <5>;
|
|
+ power-domain@RK3528_PD_RKVDEC {
|
|
+ reg = <RK3528_PD_RKVDEC>;
|
|
pm_qos = <&qos_rkvdec>;
|
|
#power-domain-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
- power-domain@6 {
|
|
- reg = <6>;
|
|
+ power-domain@RK3528_PD_RKVENC {
|
|
+ reg = <RK3528_PD_RKVENC>;
|
|
pm_qos = <&qos_rkvenc>;
|
|
#power-domain-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
- power-domain@7 {
|
|
- reg = <7>;
|
|
+ power-domain@RK3528_PD_VO {
|
|
+ reg = <RK3528_PD_VO>;
|
|
pm_qos = <&qos_gmac0>,
|
|
<&qos_hdcp>,
|
|
<&qos_jpegdec>,
|
|
@@ -532,8 +533,8 @@
|
|
#power-domain-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
- power-domain@8 {
|
|
- reg = <8>;
|
|
+ power-domain@RK3528_PD_VPU {
|
|
+ reg = <RK3528_PD_VPU>;
|
|
pm_qos = <&qos_emmc>,
|
|
<&qos_fspi>,
|
|
<&qos_gmac1>,
|
|
@@ -572,7 +573,7 @@
|
|
"pp1",
|
|
"ppmmu1";
|
|
operating-points-v2 = <&gpu_opp_table>;
|
|
- power-domains = <&power 4>;
|
|
+ power-domains = <&power RK3528_PD_GPU>;
|
|
resets = <&cru SRST_A_GPU>;
|
|
status = "disabled";
|
|
};
|