45 lines
1.1 KiB
Diff
45 lines
1.1 KiB
Diff
From 047bac0be317e68b89d0deed4f659f8e080df6e8 Mon Sep 17 00:00:00 2001
|
|
From: Yao Zi <ziyao@disroot.org>
|
|
Date: Thu, 18 Sep 2025 15:30:57 +0000
|
|
Subject: [PATCH] arm64: dts: rockchip: Enable PCIe controller on Radxa E20C
|
|
|
|
Radxa E20C provides one of its GbE ports through RTL8111H connected to
|
|
SoC's PCIe controller. Let's enable the controller and the PHY used by
|
|
it to allow usage of the port.
|
|
|
|
Signed-off-by: Yao Zi <ziyao@disroot.org>
|
|
Link: https://patch.msgid.link/20250918153057.56023-4-ziyao@disroot.org
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3528-radxa-e20c.dts | 12 ++++++++++++
|
|
1 file changed, 12 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3528-radxa-e20c.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3528-radxa-e20c.dts
|
|
@@ -171,6 +171,10 @@
|
|
};
|
|
};
|
|
|
|
+&combphy {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&cpu0 {
|
|
cpu-supply = <&vdd_arm>;
|
|
};
|
|
@@ -229,6 +233,14 @@
|
|
};
|
|
};
|
|
|
|
+&pcie {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&pciem1_pins>;
|
|
+ reset-gpios = <&gpio1 RK_PA2 GPIO_ACTIVE_HIGH>;
|
|
+ vpcie3v3-supply = <&vcc_3v3>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&pinctrl {
|
|
ethernet {
|
|
gmac1_rstn_l: gmac1-rstn-l {
|